WHAT IS CLAIMED IS:

1	1. An electronic component, comprising:
2	an integrated circuit embodied on a monolithic substrate and incorporating:
3	a tuning module of the direct sampling type that is able to receive satellite
4	digital television analog signals composed of several channels; and
5	several channel decoding digital modules connected at an output of the
6	tuning module so as to deliver respectively simultaneously several streams of data packets
7	corresponding to several different selected channels.
1	2. The component according to Claim 1, wherein the channels extend over a
2	predetermined frequency span and the analog signals convey digital information coded by digital
3	modulation, and
4	wherein the tuning module comprises:
5	an analog stage receiving the said analog signals;
6	a multibit analog/digital conversion stage having a sampling frequency
7	equal to at least twice the said frequency span; and
8	several digital devices for transposing frequencies that are connected to
9	the output of the analog conversion stage and are able to deliver simultaneously respectively
10	several sampled digital signals centered around the zero frequency and corresponding
11	respectively to several selected channels.

1	3. The component according to Claim 1, wherein the channels extend over a
2	predetermined frequency span and the analog signals convey digital information coded by digital
3	modulation, and
4	wherein each channel decoding module comprises:
5	a decimator filter followed by an additional digital filter for eliminating
5	information of adjacent channels; and
7	an error correction stage for delivering a stream of data packets
3	corresponding to the information conveyed by the channel being processed by the channel
)	decoding module.

1	4. The component according to Claim 1, wherein the channels extend over a
2	predetermined frequency span and the analog signals convey digital information coded by digital
3	modulation, and
4	wherein the tuning module comprises:
5	an analog stage receiving the said analog signals;
6	a multibit analog/digital conversion stage having a sampling frequency
7	equal to at least twice the said frequency span; and
8	several digital devices for transposing frequencies that are connected to
9	the output of the analog conversion stage and are able to deliver simultaneously respectively
10	several sampled digital signals centered around the zero frequency and corresponding
11	respectively to several selected channels; and
12	wherein each channel decoding module comprises:
13	a decimator filter followed by an additional digital filter for eliminating
14	information of adjacent channels; and
15	an error correction stage for delivering a stream of data packets
16	corresponding to the information conveyed by the channel associated with the sampled digital
17	signal processed by this channel decoding module.
1	5. The component according to Claim 4, wherein the resolution of the analog/digital

conversion stage is greater than or equal to 6 bits.

- 1 6. The component according to Claim 4, wherein the decimator filter is a low-pass
- 2 filter whose cutoff frequency is of the order of twice the frequency half-width of a channel, and
- 3 wherein the cutoff frequency of the additional digital filter is of the order of the frequency half-
- 4 width of a channel.
- 1 7. The component according to Claim 1, further comprising a grounding metal plate
- 2 glued to a rear face of the substrate by a conducting glue.
- 1 8. The component according to Claim 1, wherein the substrate has a first type of
- 2 conductivity and elements performing a digital processing are disposed in a part of the substrate
- 3 that is insulated from the remaining part of the substrate by a semiconducting barrier having a
- 4 second type of conductivity different from the first type of conductivity, and wherein the
- 5 semiconducting barrier is biased by a bias voltage different from that used for the insulated part
- 6 of the substrate.
- 1 9. The component of Claim 1, wherein the electronic component comprises a
- 2 satellite digital television signal receiver.

1	10. All integrated circuit, comprising:
2	a monolithic substrate in which the following circuit components are provided:
3	an input receiving an analog signal including a plurality of channels;
4	an analog-to-digital converter to convert the analog signal to a digital
5	signal;
6	a first digital tuner that downconverts the digital signal to a first
7	downconverted digital signal, wherein information of a selected first channel in the
8	downconverted digital signal is centered at around zero frequency;
9	a first channel decoding digital module connected to the first digital tuner
10	that decodes the first downconverted digital signal to output a stream of data packets for the
11	selected first channel;
12	a second digital tuner that downconverts the digital signal to a second
13	downconverted digital signal, wherein information of a selected second channel in the
14	downconverted digital signal is centered at around zero frequency; and
15	a second channel decoding digital module connected to the second digital
16	tuner that decodes the second downconverted digital signal to output a stream of data packets for
17	the selected second channel.
1	11. The circuit of claim 10 wherein the first and second digital tuners are each of a
2	direct sampling type which performs frequency transposition and channel selection in a digital
3	domain.

1	12.	The circuit of claim 10 wherein the analog-to-digital converter oversamples the
2	received analog	og signal.
1	13.	The circuit of claim 10 wherein the analog signal conveys information for the
2	plurality of cl	nannels by digital modulation.
1	14.	The circuit of claim 10 wherein the channels of the analog signal extend over a
2	frequency sp	an and wherein the analog-to-digital converter oversamples the received analog
3	signal at a sar	mpling frequency at least twice the frequency span.
1 2	15.	The circuit of claim 14 wherein the analog signal comprises a satellite digital
2	television ana	nog signai.
1	16.	The circuit of claim 10 wherein each of the decoding digital modules comprises:
2		a decimator filter that filters the downconverted digital signal to output digital
3	signals relatin	ng to the selected channel and adjacent channel information;
4		a digital filter that filters out the adjacent channel information; and
5		an error correction stage to produce the data packets from the selected channel
6	information.	
1	17.	The circuit of claim 16 wherein the decimator filter is a low pass filter having a
2	cut-off freque	ency approximately equal to twice a frequency half width of a channel.

- 1 18. The circuit of claim 17 wherein the digital filter is a Nyquist filter having a cut-off
 2 frequency approximately equal to the frequency half width of the channel.
- 1 19. The circuit of claim 10 further comprising a metal plate attached to a rear surface 2 of the substrate.
- 1 20. The circuit of claim 10 wherein the integrated circuit is a component within a satellite digital television signal receiver.

1	21. An integrated circuit, comprising:
2	a monolithic substrate in which the following circuit components are provided:
3	an input receiving an analog signal including a plurality of channels;
4	a first analog-to-digital converter to convert the analog signal to a first
5	digital signal;
6	a second analog-to-digital converter to convert the analog signal to a
7	second digital signal;
8	a first digital tuner that downconverts a received digital signal to a first
9	downconverted digital signal, wherein information of a selected first channel in the
10	downconverted digital signal is centered at around zero frequency;
11	a first channel decoding digital module connected to the first digital tuner
12	that decodes the first downconverted digital signal to output a stream of data packets for the
13	selected first channel;
14	a second digital tuner that downconverts a received digital signal to a
15	second downconverted digital signal, wherein information of a selected second channel in the
16	downconverted digital signal is centered at around zero frequency;
17	a second channel decoding digital module connected to the second digital
18	tuner that decodes the second downconverted digital signal to output a stream of data packets for
19	the selected second channel; and
20	a switching circuit that selectively couples the first and second digital
21	signals to the first and second digital tuners.

1

2

3

1

2

3

4

1

2

3

- The circuit of claim 21 wherein the first analog-to-digital converter is associated with analog signals in a first passband and wherein the second analog-to-digital converter is associated with analog signals in a second passband.
- 1 23. The circuit of claim 22 wherein, if the first and second channels are located in the 2 first passband, the switching circuit selectively couples the first and second digital tuners to the 3 first analog-to-digital converter.
 - 24. The circuit of claim 22 wherein, if the first and second channels are located in the second passband, the switching circuit selectively couples the first and second digital tuners to the second analog-to-digital converter.
 - 25. The circuit of claim 22 wherein, if the first channel is located in the first passband and the second channel is located in the second passband, the switching circuit selectively couples the first digital tuner to the first analog-to-digital converter and the second digital tuner to the second analog-to-digital converter.
 - 26. The circuit of claim 22 wherein, if the first channel is located in the second passband and the second channel is located in the first passband, the switching circuit selectively couples the first digital tuner to the second analog-to-digital converter and the second digital tuner to the first analog-to-digital converter.

I	21.	The circuit of claim 22 further including:
2		a first filter tuned to the first passband that outputs the analog signal to the first
3	analog-to-dig	ital converter; and
4		a second filter tuned to the second passband that outputs the analog signal to the
5	second analog	g-to-digital converter.
1	28.	The circuit of claim 21 wherein the first and second digital tuners are each of a
2	direct sampli	ng type which performs frequency transposition and channel selection in a digital
3	domain.	
1	29.	The circuit of claim 21 wherein each analog-to-digital converter oversamples the
2	received anal	og signal.
1	30.	The circuit of claim 21 wherein the analog signal conveys information for the
2		nannels by digital modulation.
۷.	pidianty of ci	idifficis by digital modulation.
1	31.	The circuit of claim 21 wherein the channels of the analog signal applied to each
2	analog-to-dig	ital converter extend over a given frequency span and wherein each analog-to-
3	digital conve	rter oversamples the received analog signal at a sampling frequency at least twice
4	the given freq	uency span.
1	32.	The circuit of claim 31 wherein the analog signal comprises a satellite digital
2	television ana	log signal.

1	33.	The circuit of claim 21 wherein each of the decoding digital modules comprises:
2		a decimator filter that filters the downconverted digital signal to output digital
3	signals relatin	g to the selected channel and adjacent channel information;
4		a digital filter that filters out the adjacent channel information; and
5		an error correction stage to produce the data packets from the selected channel
6	information.	
1	34.	The circuit of claim 33 wherein the decimator filter is a low pass filter having a
2	cut-off freque	ency approximately equal to twice a frequency half width of a channel.
1	35.	The circuit of claim 34 wherein the digital filter is a Nyquist filter having a cut-off
2	frequency app	proximately equal to the frequency half width of the channel.
1	36.	The circuit of claim 21 further comprising a metal plate attached to a rear surface
2	of the substrat	te.
1	27	The simulated states 21 and anticode at a factor and 1 of the states at 21 of the stat
1	37.	The circuit of claim 21 wherein the integrated circuit is a component within a
2	satellite digita	al television signal receiver.

1	38. An electronic device, comprising:
2	an integrated circuit embodied on a monolithic substrate and incorporating:
3	a multi-channel direct sampling type tuner that receives an analog signal
4	composed of several channels and outputs first and second channel digital signals;
5	a first channel decoder that receives the first channel digital signal and
6	outputs a first channel stream of data packets; and
7	a second channel decoder that receives the second channel digital signal
8	and outputs a second channel stream of data packets.
1	39. The device of claim 38 wherein the multi-channel direct sampling type tuner
2	comprises:
3	at least one analog-to-digital converter to convert the received analog signal to a
4	digital signal;
5	a first frequency transposition circuit that downconverts the digital signal to the
6	first channel digital signal; and
7	a second frequency transposition circuit that downconverts the digital signal to the
8	second channel digital signal.
1	
1	40. The device of claim 39 wherein the multi-channel direct sampling type tuner
2	comprises a first and second analog-to-digital converter that convert the received analog signal to
3	a first and second digital signal, and a switching circuit that selectively couples the first and
4	second digital signals to the first and second frequency transposition circuits.

1

2

3

1

2

3

4

1

2

3

- 1 41. The circuit of claim 40 wherein the first analog-to-digital converter is associated 2 with analog signals in a first passband and wherein the second analog-to-digital converter is 3 associated with analog signals in a second passband.
- 1 42. The circuit of claim 41 wherein, if the first and second channels are located in the 2 first passband, the switching circuit selectively couples the first and second frequency 3 transposition circuits to the first analog-to-digital converter.
 - 43. The circuit of claim 41 wherein, if the first and second channels are located in the second passband, the switching circuit selectively couples the first and second frequency transposition circuits to the second analog-to-digital converter.
 - 44. The circuit of claim 41 wherein, if the first channel is located in the first passband and the second channel is located in the second passband, the switching circuit selectively couples the first frequency transposition circuit to the first analog-to-digital converter and the second frequency transposition circuit to the second analog-to-digital converter.
 - 45. The circuit of claim 41 wherein, if the first channel is located in the second passband and the second channel is located in the first passband, the switching circuit selectively couples the first frequency transposition circuit to the second analog-to-digital converter and the second frequency transposition circuit to the first analog-to-digital converter.

1	40.	The circuit of claim 41 further including:	
2		a first filter tuned to the first passband that outputs the analog signal to the first	
3	analog-to-digital converter; and		
4		a second filter tuned to the second passband that outputs the analog signal to the	
5	second analog	g-to-digital converter.	
1	47.	The circuit of claim 38 wherein the analog-to-digital converter oversamples the	
2	received analog	og signal.	
1	48.	The circuit of claim 38 wherein the analog signal conveys information for the	
2	pluranty of cr	nannels by digital modulation.	
1	49.	The circuit of claim 38 wherein the channels of the analog signal extend over a	
2	frequency spa	an and wherein the analog-to-digital converter oversamples the received analog	
3	signal at a san	npling frequency at least twice the frequency span.	
1	50.	The circuit of claim 49 wherein the analog signal comprises a satellite digital	
2	television ana	log signal.	

1	51.	The circuit of claim 38 wherein each of the channel decoder comprises:
2		a decimator filter that filters the downconverted digital signal to output digital
3	signals relatin	g to the selected channel and adjacent channel information;
4		a digital filter that filters out the adjacent channel information; and
5		an error correction stage to produce the data packets from the selected channel
6	information.	·
1	52.	The circuit of claim 51 wherein the decimator filter is a low pass filter having a
2	cut-off freque	ncy approximately equal to twice a frequency half width of a channel.
1	53.	The circuit of claim 52 wherein the digital filter is a Nyquist filter having a cut-off
2	frequency app	proximately equal to the frequency half width of the channel.
1	54.	The circuit of claim 38 further comprising a metal plate attached to a rear surface
2	of the substra	te.
1	55.	The circuit of claim 38 wherein the integrated circuit is a component within a
2	satellite digita	al television signal receiver.